I. INTRODUCTION
The fast market growth of battery-operated portable applications such as digital cameras, personal digital assistants, cellular phones, MP3 players, medical diagnosis systems, etc. demands for more and more efficient power management systems. In this area, DC-DC converters play a critical role in keeping long battery life while still providing stable supply voltage together with the required driving capability [1] . In these devices, an inductor stores magnetic energy and transfers part of it to a load while another part is converted into electrostatic energy stored in a capacitor. The result is high power efficiency, low cost, and small size [2] , [3] . Often, in portable applications, the reduction of power is obtained by using multiple supply voltages for different functional blocks [4] . A dynamic regulation of the supply following the performance requests optimizes the use of power. However, since having in the system one inductor per DC-DC converters is expensive and not practical, the strategy is viable only if two or more converters share the same inductor as proposed in recent implementations (single inductor multiple output boost converter [5] and boost or buck converters with double output [6] , [7] ). Since the regulation of each output requires its loop control, a multiple-output system must foresee a multifeedback loop with the request of suitable processing of signals. Moreover, it is necessary to use extra power switches that must be properly driven. This paper studies the above mentioned design problems and applies the identified solutions to a study case: a fouroutput single inductor buck converter able to independently regulate the output voltages in the range 0 V -1 V below the power supply voltage and able of an overall driving capability of 0.8 A. The switching frequency is 3 MHz and the external inductor is 1 µH.
Transistor level simulations show that a power efficiency as high as 86% can be achieved.
II. SIMO ARCHITECTURE
A DC-DC converter with multiple outputs time-shares the inductor current among different loads. Fig. 1 shows a buck converter with N-outputs. While a normal buck has just a PWM control for the high-side and low-side switches (namely MP and MN), the N-output buck uses N additional power switches (SW i , i = 1, …, N) for the timesharing of the inductor current. The switches can be n-channel (with possible boost), p-channel or complementary devices. The choice depends on a tradeoff between complexity and cost (area, power efficiency and so forth). The control subsystem, together with the drivers, provides N control signals. One is used to obtain the buck converter switching, and the others to divide the clock period into N slots. The processor foresees N control loops with as inputs the errors of the N outputs, ε i = V set,i -V out,i . The buck converter operates in the continuous mode, but the current, I i , delivered to the C outi output capacitor, is discontinuous, since it goes to zero when the corresponding switch opens, as shown in Fig. 2 for i = 1, …, 4. During the discontinuous period the current of the load is provided by the capacitance C ou,i . (1)
where T on,MP , T, and T on,SWi are the on-time of the p-channel switch MP, the clock period, and the on-time of the i-th n-channel output switch SW i , respectively.
III. SINGLE-INDUCTOR DUAL-OUTPUT CONTROL EQUATIONS
In order to study the control strategy let us consider before a single-inductor dual-output (SIDO) DC-DC buck converter, as shown in Fig. 3 . The figure also depicts the load currents in the cases
If the ripple of the output voltages is small, the derivative of the inductance current in the three time-slots identified by the duty cycles D and D 1 (D 1 + D 2 = 1) can be assumed constant. Therefore, in the steady state we have
that, after rearranging, both become
Assuming that the inductor current ripple is negligible, its average value I L can be used to determine the output currents 
that gives
Equation (7) together with (5) makes a system to control D and D 1 . Unfortunately, the control is difficult to implement using the errors because it involves nonlinear terms and needs the estimation of the load currents. However, from (5) it can be noted that the main duty cycle is proportional to the weighed sum of the output voltages. With
that suggests to control the main duty cycle using the sum of the errors
Indeed, the optimum control should account for the value of D 1 . However, the use of the plain sum of errors, instead of their dynamic weighted sum, is an affordable (and reasonable) approximation.
By differentiating equation (7), it is possible to obtain
where α and β are coefficients that depend on the output voltages and the load resistances. Therefore, the control loop controlling D 1 should use the weighted subtraction of errors. An approximated solution is to use the plain subtraction of errors. The two above strategies for the control of D and D 1 are intuitively justified. In fact, positive errors call for more energy to be delivered to the loads and this is obtained by increasing D (see Fig. 4 ). A positive ε 1 or a negative ε 2 indicates the need to increase the fraction of power delivered to load 1 and vice-versa.
The control method for two outputs can be extended to multiple outputs. The sum of errors should control the main duty cycle and proper combinations of errors control the sharing duty cycles. More in general, for an Noutput DC-DC buck converter, N control variables X 1 , …, X N can be defined. 
The gain of each control loop must tend to null each error combination in (9), thus leading to:
Indeed, equation (10) 
For 4 outputs, a simple form of the characteristic matrix and then the errors coefficients in (9) is
In order to ensure stability to the system, it is necessary to associate the control voltages X i to proper control variables. In our case X 1 , X 2 , X 3 , and X 4 are related to the duties D,
Fig . 5 shows the conceptual scheme of the 4-output case control system together with the PWMs output pulses. H(s) in the main path is a first-order zero-pole filter that achieve the loop compensation, while A blocks in the sharing paths are just amplifiers. The main path, driven by H(s)X 1 , controls the main switches MP and MN, while the other paths, driven by AX 2 , AX 3 , and AX 4 , manage the sharing of the inductor current, thus determining the four time-sharing slots. 
IV. DESIGN EXAMPLE
The above-described methods have been tested on a 4-output design, simulated at the behavioural, transistor level (with a 0.18-µm CMOS technology), redesigned and fabricated on silicon using a 0.5-µm 2-poly, 5-metals CMOS technology. A short description of that design and the experimental results is given in [8] . The target specifications of this design example are to have a total current up to 0.8 A, a switching frequency of 3 MHz with a single 1-μH inductor and 10-μF capacitors. The simulations at the behavioural level show an excellent matching with the expected results. Fig. 6 shows the inductor current (top) and its sharing among the four output branches (bottom). The inductor current ripple is in the range from 0.32 to 0.54 A and shows the change of slope due to the different regulated voltages. Other performance are also verified. After the behavioural simulations, which prove the system functionality, transistor level simulations provide additional verifications of the circuit operation. The technology used is a 0.18-µm CMOS technology with high voltage option. The signal processing required by (12) can be realized in the analog or the digital domain. In the latter case, it is necessary to have an on-board A/D converter as it is often done in modern buck converter.
For analog implementations, the use of switchedcapacitor schemes is a convenient choice because they enable inverting and non-inverting functions. Fig. 7 shows the scheme for the main processing path. It consists of three blocks. The first section combines the errors and provides a gain; the second is the first order zero-pole switched-capacitor filter. C 5 and V bias achieves a DC level shift. The third block is a the flip around double sample-and-hold necessary to decouple the filter from the PWM, thus limiting the kickback from the switching part and eliminating the glitches produced by the switching from phase 1 to phase 2.The other processing channels do not require filtering and are realized with only two sections. One is to process the errors, providing gain and shifting the DC level; the other is the sample-and-hold. 9 shows the results of a cross-regulation test. V out4 is set to 1.8 V driving 300 mA to its load. V out1 and V out2 present a step-up variation from 1.2 to 1.7 V and from 0.8 to 1.6 V, respectively. I out1 and I out2 rise up from 150 to 212 mA and from 50 to 100 mA, respectively. V out3 has a step-down variation from 1.4 V to 0.9 V and its current decreases from 70 to 45 mA. The output voltage drop due to the cross-regulation is less then 24 mV. respectively. I out1 and I out3 have a step-up variation from 75 mA to 240 mA and from 150 mA to 250 mA, respectively, while I out2 and I out4 present a step-down variation from 200 mA to 100 mA and from 300 mA to 125 mA, respectively. The output voltage drops due to the load-regulation is less then 1.5% in all cases.
Several simulations have been performed in order to evaluate the system power efficiency performance. The simulated peak of power efficiency is 86%, considering a supply voltage of 3.3 V and an overall output current equal to 400 mA. With other conditions the efficiency is lower but within the entire range of specifications the power efficiency is always higher than 74%. 
V. CONCLUSIONS
In this paper, the design methodologies for singleinductor multiple-output DC-DC buck converter have been presented. The new control method suitable for any number of outputs is more robust than 2-output counterparts. The approach has been verified for 4 outputs with behavioural simulations and transistor level verifications. With a 0.18-μm CMOS technology, it is possible to achieve a 0.8 A driving capability with a peak of efficiency of 86%. The same design method has been used for a 0.5-μm CMOS technology that experimentally verified the approach functionality, [8] .
